Threshold voltage instabilities in MOS transistors with advanced gate dielectrics
Ph.D
Saved in:
Main Author: | SHEN CHEN |
---|---|
Other Authors: | ELECTRICAL & COMPUTER ENGINEERING |
Format: | Theses and Dissertations |
Language: | English |
Published: |
2010
|
Subjects: | |
Online Access: | http://scholarbank.nus.edu.sg/handle/10635/15856 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | National University of Singapore |
Language: | English |
Similar Items
-
Reliability analysis of thin HfO2/SiO2 gate dielectric stack
by: Samanta, P., et al.
Published: (2014) -
Reliability and characterization for deep sub-micron CMOS devices
by: CHEN GANG
Published: (2010) -
Effect of strain on negative bias temperature instability of germanium p-channel field-effect transistor with high-κ gate dielectric
by: Liu, B., et al.
Published: (2014) -
Gate stack engineering of germanium mosfets with high-K dielectrics
by: WU NAN
Published: (2010) -
Development and characterization of high-k dielectric/germanium gate stack
by: XIE RUILONG
Published: (2010)