Design and characterization of interposers for high speed fine pitch wafer level packaged device testing
Master's
Saved in:
Main Author: | TAN PANG HOAW, JIMMY |
---|---|
Other Authors: | ELECTRICAL & COMPUTER ENGINEERING |
Format: | Theses and Dissertations |
Language: | English |
Published: |
2011
|
Subjects: | |
Online Access: | http://scholarbank.nus.edu.sg/handle/10635/18902 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | National University of Singapore |
Language: | English |
Similar Items
-
Simulation and fabrication of an interposer for electrical testing of fine-pitch wafer-level packages
by: DENG CHUN
Published: (2011) -
Test bench modeling and characterization for fine pitch wafer level packaged devices
by: Jayabalan, J., et al.
Published: (2014) -
A novel test strategy for fine pitch wafer-level packaged devices
by: Jayabalan, J., et al.
Published: (2014) -
Bed of nails(B0N) - 100 microns pitch wafer level off-chip interconnects for microelectronic packaging applications
by: VEMPATI SRINIVASARAO
Published: (2010) -
Application of PEEC modeling for the development of a novel multi-gigahertz test interface with fine pitch wafer level package
by: JAYASANKER JAYABALAN
Published: (2011)