Electric passivation of interface traps at drain junction space charge region in p-MOS transistors
10.1016/S0026-2714(01)00172-X
Saved in:
Main Authors: | Chen, G., Li, M.F., Jin, Y. |
---|---|
Other Authors: | ELECTRICAL & COMPUTER ENGINEERING |
Format: | Article |
Published: |
2014
|
Online Access: | http://scholarbank.nus.edu.sg/handle/10635/55812 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | National University of Singapore |
Similar Items
-
Interface barrier abruptness and work function requirements for scaling Schottky source-drain MOS transistors
by: Agrawal, N., et al.
Published: (2014) -
New DC voltage-voltage method to measure the interface traps in deep sub-micron MOS transistors
by: Jie, B.B., et al.
Published: (2014) -
Interface traps at high doping drain extension region in sub-0.25-μm MOSTs
by: Chen, G., et al.
Published: (2014) -
RELIABILITY CHARACTERIZATION OF MOS TRANSISTORS USING THE DRAIN CURRENT CONDUCTANCE METHOD
by: TAN CHIEW BOO
Published: (2020) -
Metal oxide charge trapping transistors
by: Leong, Kai Xiang
Published: (2022)