Simulation of logarithmic time dependence of hot carrier degradation in PMOSFETs
10.1088/0268-1242/10/12/016
Saved in:
Main Authors: | Ling, C.H., Samudra, G.S., Seah, B.P. |
---|---|
Other Authors: | ELECTRICAL ENGINEERING |
Format: | Article |
Published: |
2014
|
Online Access: | http://scholarbank.nus.edu.sg/handle/10635/62772 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | National University of Singapore |
Similar Items
-
Measurement and simulation of hot carrier degradation in PMOSFET by gate capacitance
by: Ling, C.H., et al.
Published: (2014) -
Logarithmic time dependence of pMOSFET degradation observed from gate capacitance
by: Ling, C.H., et al.
Published: (2014) -
Hot-carrier induced degradation in the subthreshold characteristics of LDD PMOSFETs
by: Lou, C.L., et al.
Published: (2014) -
Hot carrier degradation study in PMOSFET using gated-diode drain current and charge pumping measurements
by: Goh, Y.H., et al.
Published: (2014) -
Modelling the hot-carrier induced degradation in the subthreshold characteristics of submicrometer LDD PMOSFETs
by: Lou, C.L., et al.
Published: (2014)