Simulation-based design optimization of solder joint reliability of wafer level copper column interconnects
Proceedings of 7th Electronics Packaging Technology Conference, EPTC 2005
Saved in:
Main Authors: | Wei, S., Tay, A.A.O., Vedantam, S. |
---|---|
Other Authors: | MECHANICAL ENGINEERING |
Format: | Conference or Workshop Item |
Published: |
2014
|
Online Access: | http://scholarbank.nus.edu.sg/handle/10635/73859 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | National University of Singapore |
Similar Items
-
Optimization of reliability of wafer level copper column interconnections using a variable compliance interconnect design
by: Tay, A.A.O., et al.
Published: (2014) -
A numerical study of fatigue life of copper column interconnections in wafer level packages
by: Sun, W., et al.
Published: (2014) -
Fabrication and parametric study of wafer-level multiple-copper-column interconnect
by: Liao, E.B., et al.
Published: (2014) -
Optimization of reliability of copper column flip chip packages with variable compliance interconnects
by: Tay, A.A.O., et al.
Published: (2014) -
Development of stretch solder interconnections for wafer level packaging
by: Rajoo, R., et al.
Published: (2014)