On-chip caches built on multilevel spin-transfer torque RAM cells and its optimizations
10.1145/2463585.2463592
Saved in:
Main Authors: | Chen, Y., Wong, W.-F., Li, H., Koh, C.-K., Zhang, Y., Wen, W. |
---|---|
Other Authors: | COMPUTER SCIENCE |
Format: | Article |
Published: |
2014
|
Subjects: | |
Online Access: | http://scholarbank.nus.edu.sg/handle/10635/77896 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | National University of Singapore |
Similar Items
-
Processor caches built using multi-level spin-transfer torque RAM cells
by: Chen, Y., et al.
Published: (2013) -
STT-RAM cache hierarchy with multiretention MTJ designs
by: Sun, Z., et al.
Published: (2016) -
Embedding Read-Only Memory in Spin-Transfer Torque MRAM-Based On-Chip Caches
by: Fong, Xuanyao, et al.
Published: (2019) -
Software Techniques for Energy Efficient Memories
by: POOJA ROY
Published: (2015) -
Non-Volatile Complementary Polarizer Spin-Transfer Torque On-Chip Caches: A Device/Circuit/Systems Perspective
by: Fong, Xuanyao, et al.
Published: (2019)