Electron trapping and interface state generation in PMOSFET's: Results from gate capacitance
Japanese Journal of Applied Physics, Part 2: Letters
Saved in:
Main Author: | Ling, C.H. |
---|---|
Other Authors: | ELECTRICAL ENGINEERING |
Format: | Article |
Published: |
2014
|
Online Access: | http://scholarbank.nus.edu.sg/handle/10635/80393 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | National University of Singapore |
Similar Items
-
Measurement and simulation of hot carrier degradation in PMOSFET by gate capacitance
by: Ling, C.H., et al.
Published: (2014) -
Logarithmic time dependence of pMOSFET degradation observed from gate capacitance
by: Ling, C.H., et al.
Published: (2014) -
Logarithmic time dependence of pMOSFET degradation observed from gate capacitance
by: Ling, C.H., et al.
Published: (2014) -
Characterization of charge trapping in submicrometer NMOSFET's by gate capacitance measurements
by: Ling, C.H., et al.
Published: (2014) -
The role of electron traps on the post-stress interface trap generation in hot-carrier stressed p-MOSFET's
by: Ang, D.S., et al.
Published: (2014)