A junctionless gate-all-around silicon nanowire FET of high linearity and its potential applications
10.1109/LED.2013.2244056
Saved in:
Main Authors: | Wang, T., Lou, L., Lee, C. |
---|---|
Other Authors: | ELECTRICAL & COMPUTER ENGINEERING |
Format: | Article |
Published: |
2014
|
Subjects: | |
Online Access: | http://scholarbank.nus.edu.sg/handle/10635/81879 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | National University of Singapore |
Similar Items
-
Characterization of silicon nanowire embedded in a mems diaphragm structure within large compressive strain range
by: Lou, L., et al.
Published: (2014) -
Characterization of piezoresistive-Si-nanowire-based pressure sensors by dynamic cycling test with extralarge compressive strain
by: Lou, L., et al.
Published: (2014) -
Nickel salicided source/drain extensions for performance improvement in ultrascaled (Sub 10 nm) Si-nanowire transistors
by: Jiang, Y., et al.
Published: (2014) -
Temperature dependence of carrier transport of a silicon nanowire schottky-barrier field-effect transistor
by: Yang, W.F., et al.
Published: (2014) -
Vertical Si-Nanowire n-type tunneling FETs with low subthreshold swing ≤50 mV/decade) at room temperature
by: Gandhi, R., et al.
Published: (2014)