Interface engineering for InGaAs n-MOSFET application using plasma PH 3-N2 passivation
10.1149/1.3489946
Saved in:
Main Authors: | Oh, H.-J., Suleiman, S.A.B., Lee, S. |
---|---|
Other Authors: | ELECTRICAL & COMPUTER ENGINEERING |
Format: | Article |
Published: |
2014
|
Online Access: | http://scholarbank.nus.edu.sg/handle/10635/82554 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | National University of Singapore |
Similar Items
-
Thermally robust phosphorous nitride interface passivation for InGaAs self-aligned gate-first n-MOSFET integrated with high-k dielectric
by: Oh, H.J., et al.
Published: (2014) -
Source / Drain Engineering in InGaAs n-MOSFETs for Logic Device Applications
by: SUJITH SUBRAMANIAN
Published: (2014) -
Plasma PH3-passivated high mobility inversion InGaAs MOSFET fabricated with self-aligned gate-first process and HfO2/TaN gate stack
by: Lin, J., et al.
Published: (2014) -
A self-aligned Ni-InGaAs contact technology for InGaAs channel n-MOSFETs
by: Zhang, X., et al.
Published: (2014) -
Selective wet etching process for Ni-InGaAs contact formation in InGaAs N-MOSFETs with self-aligned source and drain
by: Subramanian, S., et al.
Published: (2014)