Strained silicon nanowire transistors with germanium source and drain stressors
10.1109/TED.2008.2005153
Saved in:
Main Authors: | Liow, T.-Y., Tan, K.-M., Lee, R.T.P., Zhu, M., Tan, B.L.-H., Balasubramanian, N., Yeo, Y.-C. |
---|---|
Other Authors: | ELECTRICAL & COMPUTER ENGINEERING |
Format: | Article |
Published: |
2014
|
Subjects: | |
Online Access: | http://scholarbank.nus.edu.sg/handle/10635/83084 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | National University of Singapore |
Similar Items
-
Strain Engineering for Enhanced Transistor Performance
by: ANG KAH WEE
Published: (2019) -
Concept of strain-transfer-layer and integration with graded silicon-germanium source/drain stressors for p-type field effect transistor performance enhancement
by: Wang, G.H., et al.
Published: (2014) -
Strained silicon-germanium-on-insulator n-channel transistor with silicon source and drain regions for performance enhancement
by: Wang, G.H., et al.
Published: (2014) -
Strained silicon-germanium-on-insulator n-MOSFET with embedded silicon source-and-drain stressors
by: Wang, G.H., et al.
Published: (2014) -
Strained Multiple - Gate Transistors With Si/SiC and Si/SiGe Heterojunctions
by: LIOW TSUNG-YANG
Published: (2011)