Simulation of post-breakdown transistor performance in ultrathin gate dielectrics-based nanoscale MOSFETs
The purpose of this project is to simulate the post-breakdown transistor performance in ultrathin gate dielectric. The simulator used was TSUPREM-4 and MEDICI, which is widely used in the semiconductor industry for simulation and analyze semiconductor processing. The simulation was done on a 0.13μm...
Saved in:
Main Author: | Yaw, Meng Kwan. |
---|---|
Other Authors: | Pey Kin Leong |
Format: | Final Year Project |
Language: | English |
Published: |
2009
|
Subjects: | |
Online Access: | http://hdl.handle.net/10356/17188 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
Study of breakdown in ultrathin gate dielectrics in nanoscale MOSFETs
by: Lo, Vui Lip
Published: (2010) -
Study of digital breakdown in pMOSFETs with ultrathin gate dielectric and its significance to reliability assessment
by: Ashwin Srinivas.
Published: (2010) -
Physical analysis on ultrathin gate dielectric breakdown using TEM
by: Tang, Lei Jun
Published: (2008) -
Analysis of correlated gate and drain random telegraph noise in post-soft breakdownTiN/HfLaO/SiOx nMOSFETs
by: Liu, Wenhu, et al.
Published: (2014) -
Gate dielectric surface modification in organic field-effect transistors
by: Feng, Chengang
Published: (2012)