Sub-10 nm Scalability of Junctionless FETs Using a Ground Plane in High-K BOX: A Simulation Study
10.1109/ACCESS.2020.3012579
Saved in:
Main Authors: | Jain, A.K., Kumar, M.J. |
---|---|
Other Authors: | ELECTRICAL AND COMPUTER ENGINEERING |
Format: | Article |
Published: |
Institute of Electrical and Electronics Engineers Inc.
2021
|
Subjects: | |
Online Access: | https://scholarbank.nus.edu.sg/handle/10635/198377 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | National University of Singapore |
Similar Items
-
A new robust non-local algorithm for band-to-band tunneling simulation and its application to tunnel-FET
by: Shen, C., et al.
Published: (2014) -
EXPERIMENTAL STUDY OF HIGH GATE TO DRAIN LEAKAGE CURRENT IN 0.18μm CMOS TECHNOLOGY
by: CHANDRASEKAR VENKATARAMANI
Published: (2019) -
Strained p-channel FinFETs with extended Π-shaped silicon-germanium source and drain stressors
by: Tan, K.-M., et al.
Published: (2014) -
Short-channel drain current model for asymmetric heavily / lightly doped DG MOSFETs
by: Dutta, Pradipta, et al.
Published: (2018) -
Sub-30nm strained p-channel fin-type field-effect transistors with condensed SiGe source/drain stressors
by: Tan, K.-M., et al.
Published: (2014)