Simulation and fabrication of an interposer for electrical testing of fine-pitch wafer-level packages
Master's
Saved in:
Main Author: | DENG CHUN |
---|---|
Other Authors: | MECHANICAL ENGINEERING |
Format: | Theses and Dissertations |
Language: | English |
Published: |
2011
|
Subjects: | |
Online Access: | https://scholarbank.nus.edu.sg/handle/10635/27721 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | National University of Singapore |
Language: | English |
Similar Items
-
Design and characterization of interposers for high speed fine pitch wafer level packaged device testing
by: TAN PANG HOAW, JIMMY
Published: (2011) -
A novel test strategy for fine pitch wafer-level packaged devices
by: Jayabalan, J., et al.
Published: (2014) -
Solutions strategies for die shift problem in wafer level compression molding
by: Sharma, G., et al.
Published: (2014) -
Test bench modeling and characterization for fine pitch wafer level packaged devices
by: Jayabalan, J., et al.
Published: (2014) -
Wafer level packaging of pressure sensor using SU8 photoresist
by: Iliescu, C., et al.
Published: (2014)