A New Model for the Post-Stress Interface Trap Generation in Hot-Carrier Stressed P-MOSFET's
10.1109/55.748912
Saved in:
Main Authors: | Ang, D.S., Ling, C.H. |
---|---|
Other Authors: | ELECTRICAL ENGINEERING |
Format: | Article |
Published: |
2014
|
Subjects: | |
Online Access: | http://scholarbank.nus.edu.sg/handle/10635/80278 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | National University of Singapore |
Similar Items
-
The role of electron traps on the post-stress interface trap generation in hot-carrier stressed p-MOSFET's
by: Ang, D.S., et al.
Published: (2014) -
On the dominant interface trap generation process during hot-carrier stressing
by: Ang, D.S., et al.
Published: (2014) -
Post-stress dual-trap interaction in hot-carrier stressed submicrometer n-channel metal-oxide-semiconductor field-effect-transistors
by: Chim, W.K., et al.
Published: (2014) -
A reassessment of ac hot-carrier degradation in deep-submicrometer LDD N-MOSFET
by: Ang, D.S., et al.
Published: (2014) -
Modelling of the "Gated-diode" configuration in bulk MOSFET's
by: Yip, A., et al.
Published: (2014)