Global optimization for digital MOS circuits performance
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Saved in:
Main Authors: | Chen, H.M., Samudra, G.S., Chan, D.S.H., Ibrahim, Y. |
---|---|
Other Authors: | ELECTRICAL ENGINEERING |
Format: | Article |
Published: |
2014
|
Online Access: | http://scholarbank.nus.edu.sg/handle/10635/80505 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | National University of Singapore |
Similar Items
-
Global optimization for digital MOS circuits performance
by: Chen, H.M., et al.
Published: (2014) -
Performance spread optimization of MOS VLSI circuit by statistical parameter design
by: Chen, H.M., et al.
Published: (2014) -
Performance spread optimization of MOS VLSI circuit by statistical parameter design
by: Chen, H.M., et al.
Published: (2014) -
Yield optimization by design centering & worst-case distance analysis
by: Samudra, G.S., et al.
Published: (2014) -
Yield optimization by design centering & worst-case distance analysis
by: Samudra, G.S., et al.
Published: (2014)