Simple modelling of device speed in double-gate SOI MOSFETs
10.1016/S0026-2692(99)00112-3
Saved in:
Main Authors: | Rajendran, K., Samudra, G. |
---|---|
Other Authors: | ELECTRICAL ENGINEERING |
Format: | Article |
Published: |
2014
|
Online Access: | http://scholarbank.nus.edu.sg/handle/10635/81163 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | National University of Singapore |
Similar Items
-
Modelling of transconductance-to-current ratio (gm/ID) analysis on double-gate SOI MOSFETs
by: Rajendran, K., et al.
Published: (2014) -
Simulation of recessed channel SOI mosfet
by: Samudra, G.S., et al.
Published: (2014) -
Gate-channel capacitance characteristics in the fully-depleted SOI MOSFET
by: Cheng, Z.-Y., et al.
Published: (2014) -
Investigation of Performance Limits of Germanium Double-Gated MOSFETs
by: Low, T., et al.
Published: (2014) -
Size effect of embedded nanocrystals in floating gate MOSFET devices
by: Cheng, X.Z., et al.
Published: (2014)