Nickel salicided source/drain extensions for performance improvement in ultrascaled (Sub 10 nm) Si-nanowire transistors
10.1109/LED.2009.2010532
Saved in:
Main Authors: | Jiang, Y., Liow, T.Y., Singh, N., Tan, L.H., Lo, G.Q., Chan, D.S.H., Kwong, D.L. |
---|---|
Other Authors: | ELECTRICAL & COMPUTER ENGINEERING |
Format: | Article |
Published: |
2014
|
Subjects: | |
Online Access: | http://scholarbank.nus.edu.sg/handle/10635/82760 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | National University of Singapore |
Similar Items
-
Vertical Si-Nanowire n-type tunneling FETs with low subthreshold swing ≤50 mV/decade) at room temperature
by: Gandhi, R., et al.
Published: (2014) -
Si-nanowire based gate-all-around nonvolatile SONOS memory cell
by: Fu, J., et al.
Published: (2014) -
Characterization of silicon nanowire embedded in a mems diaphragm structure within large compressive strain range
by: Lou, L., et al.
Published: (2014) -
A junctionless gate-all-around silicon nanowire FET of high linearity and its potential applications
by: Wang, T., et al.
Published: (2014) -
Characterization of piezoresistive-Si-nanowire-based pressure sensors by dynamic cycling test with extralarge compressive strain
by: Lou, L., et al.
Published: (2014)