High-k integration and interface engineering for III-V MOSFETs
10.1149/1.3572300
Saved in:
Main Authors: | Oh, H.J., Sumarlina, A.B.S., Lee, S.J. |
---|---|
Other Authors: | ELECTRICAL & COMPUTER ENGINEERING |
Format: | Conference or Workshop Item |
Published: |
2014
|
Online Access: | http://scholarbank.nus.edu.sg/handle/10635/83798 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | National University of Singapore |
Similar Items
-
Novel III-V mosfet integrated with high-k dielectric and metal gate for future CMOS technology
by: LIN JIANQIANG
Published: (2010) -
Thermally robust phosphorous nitride interface passivation for InGaAs self-aligned gate-first n-MOSFET integrated with high-k dielectric
by: Oh, H.J., et al.
Published: (2014) -
High mobility high-k/Ge pMOSFETs with 1 nm EOT-new concept on interface engineering and interface characterization
by: Xie, R., et al.
Published: (2014) -
Gate stack engineering of germanium mosfets with high-K dielectrics
by: WU NAN
Published: (2010) -
Interface engineering for InGaAs n-MOSFET application using plasma PH 3-N2 passivation
by: Oh, H.-J., et al.
Published: (2014)