Nanoscale strained-Si/SiGe and double-gate MOSFET modeling
192 p.
Saved in:
Main Author: | Karthik Chandrasekaran |
---|---|
Other Authors: | Subhash Chander Ruatagi |
Format: | Theses and Dissertations |
Published: |
2010
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/39174 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Similar Items
-
Nanoscale Si/SiGe based quantum well infrared photodetectors
by: Agarwala, Shweta
Published: (2010) -
Development of NTU CMOS process for SiGe BiCMOS technology
by: Wang, Jianpeng.
Published: (2008) -
Monte Carlo simulations of strained Si/SiGe-OI nMOSFETs
by: A. Yangthaisong, et al.
Published: (2018) -
Gate dielectrics on strained-Si/SiGe heterolayers
by: Maiti, C.K., et al.
Published: (2014) -
High-k gate stack formation on strained SiGe substrate for MOSFET applications
by: Zhu, C., et al.
Published: (2014)