Process induced reliability of through silicon via
Insatiable consumer demand for multifunctional and high performance integrated circuits and systems has necessitated three-dimensional (3D) integration with through silicon via (TSV) technology. 3D integration has provided a scaling path to reduce the wire length and power consumption. At the same t...
Saved in:
Main Author: | Zhang, Jiye |
---|---|
Other Authors: | Tan Chuan Seng |
Format: | Theses and Dissertations |
Language: | English |
Published: |
2014
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/61812 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
Reliability study of copper wire bonding and through silicon via
by: Chan, Marvin Jiawei
Published: (2020) -
Design for reliability through engineering optimization
by: Ng, Wee Loon
Published: (2015) -
Robust electromigration reliability through engineering optimization
by: Tee, Kheng Chok, et al.
Published: (2014) -
Wafer level electromigration reliability study of deep submicron via for multilevel metallization
by: Loh, Wye Boon.
Published: (2008) -
Development and characterization of deep reactive ion etching technology for through silicon interconnection
by: Nagarajan, Ranganathan
Published: (2010)