Titanium self-aligned silicide process fabrication issues for deep sub-micron CMOS devices
Proceedings of SPIE - The International Society for Optical Engineering
Saved in:
Main Authors: | Lahiri, S.K., Lim, C.W., Chan, L. |
---|---|
Other Authors: | ELECTRICAL ENGINEERING |
Format: | Conference or Workshop Item |
Published: |
2016
|
Online Access: | http://scholarbank.nus.edu.sg/handle/10635/134142 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | National University of Singapore |
Similar Items
-
Method to fabricate a double-polysilicon gate structure for a sub-quarter micron self-aligned-titanium silicide process
by: PEY, KIN-LEONG, et al.
Published: (2012) -
Reliability and characterization for deep sub-micron CMOS devices
by: CHEN GANG
Published: (2010) -
Transmission electron microscopy observation of CMOS devices of titanium self-aligned silicide technology with nitrogen (N+) implantation process
by: Jia, Y.M., et al.
Published: (2014) -
Plasma charging damage in deep sub-micron CMOS devices
by: TEO WEI YEE, JOCELYN
Published: (2010) -
Pulsed laser salicidation for fabrication of ultra-thin silicides in sub-quarter micron devices
by: HO, CHAW SING, et al.
Published: (2012)