Simulation of board level drop test for wafer level packages
Master's
Saved in:
Main Author: | GU JIE |
---|---|
Other Authors: | MECHANICAL ENGINEERING |
Format: | Theses and Dissertations |
Language: | English |
Published: |
2010
|
Subjects: | |
Online Access: | http://scholarbank.nus.edu.sg/handle/10635/15154 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | National University of Singapore |
Language: | English |
Similar Items
-
Board level drop testing of advanced IC packaging
by: PEK WEE SONG, ERIC
Published: (2010) -
Analytical solutions for interconnect stress in board level drop impact
by: Wong, E.H., et al.
Published: (2014) -
Test bench modeling and characterization for fine pitch wafer level packaged devices
by: Jayabalan, J., et al.
Published: (2014) -
Static and dynamic flexure of PCBs in electronic packaging assemblies
by: ONG YEOW CHON
Published: (2010) -
A novel test strategy for fine pitch wafer-level packaged devices
by: Jayabalan, J., et al.
Published: (2014)