Metal gate with high-K dielectric in Si CMOS processing
Ph.D
Saved in:
Main Author: | PARK CHANG SEO |
---|---|
Other Authors: | ELECTRICAL & COMPUTER ENGINEERING |
Format: | Theses and Dissertations |
Language: | English |
Published: |
2010
|
Subjects: | |
Online Access: | http://scholarbank.nus.edu.sg/handle/10635/15210 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | National University of Singapore |
Language: | English |
Similar Items
-
Hf-based high-K gate dielectric and metal gate stack for advanced CMOS devices
by: JOO MOON SIG
Published: (2010) -
CMOS compatible dual metal gate integration with successful Vth adjustment on high-k HfTaON by high-temperature metal intermixing
by: Ren, C., et al.
Published: (2014) -
Advanced gate stacks for nano-scale CMOS technology
by: WANG XINPENG
Published: (2010) -
Stoichiometry dependence of fermi-level pinning in fully silicided (FUSI) NiSi gate on high-K dielectric
by: Joo, M.S., et al.
Published: (2014) -
Advanced gate stack for CMOS nanotechnology
by: LIM EU-JIN ANDY
Published: (2010)