Analysis of column interconnects for wafer level packages
Master's
Saved in:
Main Author: | SUN WEI |
---|---|
Other Authors: | MECHANICAL ENGINEERING |
Format: | Theses and Dissertations |
Language: | English |
Published: |
2010
|
Subjects: | |
Online Access: | http://scholarbank.nus.edu.sg/handle/10635/15222 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | National University of Singapore |
Language: | English |
Similar Items
-
Modelling fatigue life of solder joints in wafer level packages
by: CHNG CHIA-K'AI, AUDREY
Published: (2010) -
Compliant Chip-to-Package Interconnects for Wafer Level Packaging
by: LIAO EBIN
Published: (2011) -
Development of stretch solder interconnections for wafer level packaging
by: Rajoo, R., et al.
Published: (2014) -
Numerical analysis on compliance and electrical behavior of multi-copper-column flip-chip interconnects for wafer-level packaging
by: Liao, E.B., et al.
Published: (2014) -
Bed of nails(B0N) - 100 microns pitch wafer level off-chip interconnects for microelectronic packaging applications
by: VEMPATI SRINIVASARAO
Published: (2010)