Wafer-level hermetic bonding using Sn/In and Cu/Ti/Au metallization
10.1109/TCAPT.2009.2016108
Saved in:
Main Authors: | Yu, D.-Q., Yan, L.L., Lee, C., Choi, W.K., Thew, S., Foo, C.K., Lau, J.H. |
---|---|
Other Authors: | ELECTRICAL & COMPUTER ENGINEERING |
Format: | Article |
Published: |
2014
|
Subjects: | |
Online Access: | http://scholarbank.nus.edu.sg/handle/10635/57791 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | National University of Singapore |
Similar Items
-
Characterization and reliability study of low temperature hermetic wafer level bonding using In/Sn interlayer and Cu/Ni/Au metallization
by: Yu, D.-Q., et al.
Published: (2014) -
Characterization of intermediate In/Ag layers of low temperature fluxless solder based wafer bonding for MEMS packaging
by: Lee, C., et al.
Published: (2014) -
Development of wafer level packaged scanning micromirrors
by: Yu, A., et al.
Published: (2014) -
Wafer level packaging of pressure sensor using SU8 photoresist
by: Iliescu, C., et al.
Published: (2014) -
Solutions strategies for die shift problem in wafer level compression molding
by: Sharma, G., et al.
Published: (2014)