Junctionless II-gate transistor with indium gallium arsenide channel
10.1049/el.2012.4535
Saved in:
Main Authors: | Guo, H.X., Zhang, X., Zhu, Z., Kong, E.Y.J., Yeo, Y.-C. |
---|---|
Other Authors: | ELECTRICAL & COMPUTER ENGINEERING |
Format: | Article |
Published: |
2014
|
Online Access: | http://scholarbank.nus.edu.sg/handle/10635/82595 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | National University of Singapore |
Similar Items
-
EMERGING BACK-END-OF-LINE COMPATIBLE INDIUM GALLIUM ARSENIDE AND INDIUM-GALLIUM-ZINC-OXIDE FIELD EFFECT TRANSISTORS FOR 3D MONOLITHIC INTEGRATION
by: WANG CHENGKUAN
Published: (2024) -
In-situ surface passivation and metal-gate/high-k dielectric stack formation for N-channel gallium arsenide metal-oxide-semiconductor field-effect transistors
by: Chin, H.-C., et al.
Published: (2014) -
Study of surface passivation of strained indium gallium arsenide by vacuum annealing and silane treatment
by: Chin, H.-C., et al.
Published: (2014) -
Silane-ammonia surface passivation for gallium arsenide surface-channel n-MOSFETs
by: Chin, H.-C., et al.
Published: (2014) -
Aluminum oxynitride interfacial passivation layer for high-permittivity gate dielectric stack on gallium arsenide
by: Zhu, M., et al.
Published: (2014)