SDODEL MOSFET for performance enhancement

SDODEL MOSFET for performance enhancement

10.1109/LED.2004.843215

Saved in:

Bibliographic Details
Main Authors:	Chui, K.J., Samudra, G.S., Yeo, Y.-C., Tee, K.-C., Leong, K.-W., Tee, K.M., Benistant, F., Chan, L.
Other Authors:	ELECTRICAL & COMPUTER ENGINEERING
Format:	Article
Published:	2014
Subjects:	Junction capacitance MOSFET
Online Access:	http://scholarbank.nus.edu.sg/handle/10635/83000
Tags:	Add Tag No Tags, Be the first to tag this record!
Institution:	National University of Singapore

Similar Items

Extraction of channel length in 0.1 μm NMOSFET by gate to drain capacitance
by: Ling, C.H., et al.
Published: (2014)

NEGATIVE CAPACITANCE FERROELECTRIC MOSFET FOR LOW POWER CIRCUITS: POTENTIAL AND LIMITATIONS
by: YANG LI
Published: (2017)

Design and simulation of sub-quarter micron MOSFETs
by: SREEDHARAN PILLAI SREELAL
Published: (2010)

n-MOSFET with silicon-carbon source/drain for enhancement of carrier transport
by: Chui, K.-J., et al.
Published: (2014)

Characterization and modeling of MOSFETS for RF applications
by: MAHALINGAM UMASHANKAR
Published: (2010)

Performance enhancement in uniaxial strained silicon-on-insulator N-MOSFETs featuring silicon-carbon source/drain regions
by: Ang, K.-W., et al.
Published: (2014)

Three-port RF characterization of MOS transistors
by: Mahalingam, U., et al.
Published: (2014)

Strained thin-body p-MOSFET with condensed silicon-germanium source/ drain for enhanced drive current performance
by: Ang, K.-W., et al.
Published: (2014)

Correspondence: Effects of deliberate copper contamination from the plating solution on the electrical characteristics of MOSFETs
by: Tee, K.C., et al.
Published: (2014)

Characterization and modeling of subfemtofarad nanowire capacitance using the CBCM technique
by: Zhao, H., et al.
Published: (2014)

Germanium MOSFETs with high-K gate dielectric and advanced source/drain structure
by: ZHANG QINGCHUN
Published: (2010)

Strained n-MOSFET with embedded source/drain stressors and strain-transfer structure (STS) for enhanced transistor performance
by: Ang, K.-W., et al.
Published: (2014)

Charge-based capacitance measurement technique for nanoscale devices: Accuracy assessment based on TCAD simulations
by: Zhao, H., et al.
Published: (2014)

Size effect of embedded nanocrystals in floating gate MOSFET devices
by: Cheng, X.Z., et al.
Published: (2014)

A novel experimental technique for the lateral profiling of oxide and interface state charges in hot-hole degraded N-MOSFET's
by: Ang, D.S., et al.
Published: (2014)

Modelling of the "Gated-diode" configuration in bulk MOSFET's
by: Yip, A., et al.
Published: (2014)

Low noise RF MOSFETs on flexible plastic substrates
by: Kao, H.L., et al.
Published: (2014)

Tunable Oxide-Bypassed Trench Gate MOSFET: Breaking the Ideal Superjunction MOSFET Performance Line at Equal Column Width
by: Yang, X., et al.
Published: (2014)

Design of superjunction power MOSFET devices using the gradient oxide-bypassed structure
by: Chen, Y., et al.
Published: (2014)

Progressive development of superjunction power MOSFET devices
by: Chen, Y., et al.
Published: (2014)

Enhanced strain effects in 25-nm gate-length thin-body nMOSFETs with silicon-carbon source/drain and tensile-stress liner
by: Ang, K.-W., et al.
Published: (2014)

Study of implanted boron distribution in p+n structures using scanning capacitance microscopy
by: Teo, Y.L., et al.
Published: (2014)

A New Threshold Voltage and Drain Current Model for Lightly/Heavily Doped Surrounding Gate MOSFETs
by: Dutta, Pradipta, et al.
Published: (2016)

Fast DNBTI components in p-MOSFET with SiON dielectric
by: Yang, T., et al.
Published: (2014)

Strained-SOI n-channel transistor with silicon-carbon source/drain regions for carrier transport enhancement
by: Chui, K.-J., et al.
Published: (2014)

Direct extraction of substrate network parameters for RF MOSFET modeling using a simple test structure
by: Mahalingam, U., et al.
Published: (2014)

Low noise and high gain RF MOSFETs on plastic substrates
by: Kao, H.L., et al.
Published: (2014)

A "thru-short" method for noise de-embedding of mosfets
by: Nan, L., et al.
Published: (2014)

Modeling study of the impact of surface roughness on silicon and germanium UTB MOSFETs
by: Low, T., et al.
Published: (2014)

INGAAS QUANTUM-WELL MOSFETS ON SILICON SUBSTRATES FOR NEXT-GENERATION LOGIC & MIXED-SIGNAL APPLICATIONS
by: SACHIN
Published: (2017)

Oxide bypassed power MOSFET devices
by: YANG XIN
Published: (2010)

Interface trap passivation effect in NBTI measurement for p-MOSFET with SiON gate dielectric
by: Yang, T., et al.
Published: (2014)

A simple technology for superjunction device fabrication: Polyflanked VDMOSFET
by: Gan, K.P., et al.
Published: (2014)

Drive-current enhancement in Ge n-Channel MOSFET using laser annealing for source/drain activation
by: Zhang, Q., et al.
Published: (2014)

Analysis of the effects of fringing electric field on finFET device performance and structural optimization using 3-D simulation
by: Zhao, H., et al.
Published: (2014)

Silane-ammonia surface passivation for gallium arsenide surface-channel n-MOSFETs
by: Chin, H.-C., et al.
Published: (2014)

THEORETICAL STUDY OF DEVICE PERFOMANCE AND PHYSICS BASED ON TWO-DIMENIONAL (2D) MATERIAL
by: LUO SHENG
Published: (2020)

Design of gradient oxide-bypassed superjunction power MOSFET devices
by: Chen, Y., et al.
Published: (2014)

Development of Android application for MOSFET modeling and analysis
by: Hong, Xinyu
Published: (2024)

Fully Silicided NiSi and Germanided NiGe Dual Gates on SiO 2 n- and p-MOSFETs
by: Yu, D.S., et al.
Published: (2014)