Some issues in advanced CMOS gate stack performance and reliability
10.1016/j.mee.2009.08.013
Saved in:
Main Authors: | Li, M.-F., Wang, X.P., Shen, C., Yang, J.J., Chen, J.D., Yu, H.Y., Zhu, C., Huang, D. |
---|---|
Other Authors: | ELECTRICAL & COMPUTER ENGINEERING |
Format: | Article |
Published: |
2014
|
Subjects: | |
Online Access: | http://scholarbank.nus.edu.sg/handle/10635/83036 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | National University of Singapore |
Similar Items
-
Advanced gate stack for CMOS nanotechnology
by: LIM EU-JIN ANDY
Published: (2010) -
Advanced gate stacks for nano-scale CMOS technology
by: WANG XINPENG
Published: (2010) -
TDDB and Polarity-Dependent Reliability of High-Quality, Ultrathin CVD HfO 2 Gate Stack with TaN Gate Electrode
by: Lee, S., et al.
Published: (2014) -
Advanced gate stack for sub-0.1 (mu)m CMOS technology
by: YU HONGYU
Published: (2010) -
Charge trapping and breakdown mechanism in HfAlO/TaN gate stack analyzed using carrier separation
by: Loh, W.-Y., et al.
Published: (2014)