A robust and production worthy addressable array architecture for deep sub-micron MOSFET's matching characterization
IEEE International Conference on Microelectronic Test Structures
Saved in:
Main Authors: | Yeo, S.B., Bordelon, J., Chu, S., Li, M.F., Tranchina, B.A., Harward, M., Chan, L.H., See, A. |
---|---|
Other Authors: | ELECTRICAL & COMPUTER ENGINEERING |
Format: | Conference or Workshop Item |
Published: |
2014
|
Online Access: | http://scholarbank.nus.edu.sg/handle/10635/83419 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | National University of Singapore |
Similar Items
-
Measuring and characterizing sub-micron MOSFETs
by: Lin, Hong.
Published: (2008) -
Design and simulation of sub-quarter micron MOSFETs
by: SREEDHARAN PILLAI SREELAL
Published: (2010) -
Design of a scalable RF model for deep sub-micron mosfets
by: Tong, Ah Fatt
Published: (2010) -
Analytical high frequency channel thermal noise modeling in deep sub-micron MOSFETs
by: Ong, Shih Ni, et al.
Published: (2010) -
Sub-micron surface patterning by laser irradiation through microlens arrays
by: Lim, C.S., et al.
Published: (2014)