The integration of grounding plane into tsv integrated ion trap for efficient thermal management in large scale quantum computing device
In this work, we demonstrate the addition of grounding plane into the through silicon via (TSV) integrated ion trap to minimize the ion trap heating by effectively shielding the lossy silicon substrate from RF penetration. Windows are made onto this grounding plane to allow the passing through of th...
Saved in:
Main Authors: | Zhao, Peng, Li, Hong Yu, Lim, Yu Dian, Seit, Wen Wei, Guidoni, Luca, Tan, Chuan Seng |
---|---|
Other Authors: | School of Electrical and Electronic Engineering |
Format: | Conference or Workshop Item |
Language: | English |
Published: |
2023
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/166181 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
Ceramic pin grid array with built-in interconnects to locate TSV integrated ion trap for wire bonding-free assembly
by: Zhao, Peng, et al.
Published: (2023) -
Efficient modeling of rerouted return currents in multilayered power-ground planes by using integral equation
by: Wei, X.-C., et al.
Published: (2014) -
Heating dissipation discussion of TSV-integrated ion trap with glass interposer
by: Zhao, Peng, et al.
Published: (2024) -
TSV-integrated surface electrode ion trap for scalable quantum information processing
by: Zhao, Peng, et al.
Published: (2021) -
CMOS-fabricated ring surface ion trap with TSV integration
by: Zhao, Peng, et al.
Published: (2024)