Realization of trenched SOI structure using wafer bonding technique
In this project, the realization of a trenched SOI substrate is carried out, and the characterization of the CMP planarization together with a new polysilicon shallow trench isolation (STI) technique is studied.
Saved in:
Main Author: | Teo, Kim Poh. |
---|---|
Other Authors: | Goh, Wang Ling |
Format: | Theses and Dissertations |
Published: |
2008
|
Subjects: | |
Online Access: | http://hdl.handle.net/10356/3559 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Similar Items
-
Chemical and mechanical polishing for realization of advanced planarization schemes and patterned SOI structures
by: Goh, Wang Ling., et al.
Published: (2008) -
Fabrication and characterization of silicon-on-insulator using low temperature wafer bonding
by: Yu, Weibo
Published: (2008) -
Characterization and modeling of on-wafer interconnects for RFICs
by: Shi, Xiaomeng
Published: (2008) -
Application of supercritical CO2 for wafer processing steps
by: Tse, Man Siu., et al.
Published: (2008) -
Study of elasto-polymer for supercritical CO2 wafer processing
by: Kyaw, Aung.
Published: (2008)