Electrical characterization and modeling on mechanical strength of copper to copper bonds for three dimensional integrated circuits
Vertically stacking and bonding individual processed wafers with through-Si vias (TSV) to form three dimensional integrated circuits (3DIC) introduces the possibility of reducing signal propagation delay, a reduction in power consumption and heterogeneous device integration. Cu thermocompression bon...
Saved in:
Main Author: | I Made Riko |
---|---|
Other Authors: | Gan Chee Lip |
Format: | Theses and Dissertations |
Language: | English |
Published: |
2011
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/43639 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
Investigation on bond strength and contact resistance of copper-copper bonds for 3D integrated circuits
by: Ong, Sharon Zi Xuan.
Published: (2010) -
Ultra-fine pitch palladium-coated copper wire bonding : effect of bonding parameters
by: Lim, Adeline B. Y., et al.
Published: (2014) -
Copper nanowires bonding for three dimensional interconnections
by: Chun, Shu Rong
Published: (2016) -
Low temperature thermocompression bonding of copper-copper bumps using gold alloy nanoparticles
by: Tan, Shi Liang.
Published: (2012) -
Effect of direct current stressing to Cu–Cu bond interface imperfection for three dimensional integrated circuits
by: Made, Riko I., et al.
Published: (2013)