A novel test strategy for fine pitch wafer-level packaged devices
10.1109/TADVP.2007.898617
Saved in:
Main Authors: | Jayabalan, J., Rotaru, M.D., Rao, V.S., Kripesh, V., Iyer, M.K., Tay, A.A.O., Ooi, B.-L., Leong, M.-S. |
---|---|
Other Authors: | ELECTRICAL & COMPUTER ENGINEERING |
Format: | Article |
Published: |
2014
|
Subjects: | |
Online Access: | http://scholarbank.nus.edu.sg/handle/10635/54653 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | National University of Singapore |
Similar Items
-
Application of PEEC modeling for the development of a novel multi-gigahertz test interface with fine pitch wafer level package
by: JAYASANKER JAYABALAN
Published: (2011) -
Test bench modeling and characterization for fine pitch wafer level packaged devices
by: Jayabalan, J., et al.
Published: (2014) -
PEEC model for multiconductor systems including dielectric mesh
by: Jayabalan, J., et al.
Published: (2014) -
Simulation and fabrication of an interposer for electrical testing of fine-pitch wafer-level packages
by: DENG CHUN
Published: (2011) -
Design and characterization of interposers for high speed fine pitch wafer level packaged device testing
by: TAN PANG HOAW, JIMMY
Published: (2011)