On the performance limit of impact-ionization transistors
10.1109/IEDM.2007.4418878
Saved in:
Main Authors: | Shen, C., Lin, J.-Q., Toh, E.-H., Chang, K.-F., Bait, P., Heng, C.-H., Samudra, G.S., Yeo, Y.-C. |
---|---|
Other Authors: | ELECTRICAL & COMPUTER ENGINEERING |
Format: | Conference or Workshop Item |
Published: |
2014
|
Online Access: | http://scholarbank.nus.edu.sg/handle/10635/71238 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | National University of Singapore |
Similar Items
-
Reduction of impact-ionization threshold energies for performance enhancement of complementary impact-ionization metal-oxide-semiconductor transistors
by: Toh, E.-H., et al.
Published: (2014) -
Silicon nano-wire impact ionization transistors with multiple-gates for enhanced gate control and performance
by: Toh, E.-H., et al.
Published: (2014) -
Performance enhancement of n-channel impact-ionization metal-oxide- semiconductor transistor by strain engineering
by: Toh, E.-H., et al.
Published: (2014) -
Impact ionization nanowire transistor with multiple-gates, silicon-germanium impact ionization region, and sub-5 mV/decade subtheshold swing
by: Toh, E.-H., et al.
Published: (2014) -
Device physics and performance optimization of impact-ionization metal-oxide-semiconductor transistors formed using a double-spacer fabrication process
by: Toh, E.-H., et al.
Published: (2014)