Bed of Nails - 100 microns pitch wafer level interconnections process
Proceedings of 6th Electronics Packaging Technology Conference, EPTC 2004
Saved in:
Main Authors: | Rao, V.S., Tay, A.A.O., Kripesh, V., Lim, C.T., Yoon, S.W. |
---|---|
Other Authors: | MECHANICAL ENGINEERING |
Format: | Conference or Workshop Item |
Published: |
2014
|
Online Access: | http://scholarbank.nus.edu.sg/handle/10635/85886 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | National University of Singapore |
Similar Items
-
Bed of nails - 100-μm-pitch wafer-level interconnections process
by: Vempati, S.R., et al.
Published: (2014) -
Bed of nails: Fine pitch wafer-level packaging interconnects for high performance nano devices
by: Rao, V.S., et al.
Published: (2014) -
Bed of nails(B0N) - 100 microns pitch wafer level off-chip interconnects for microelectronic packaging applications
by: VEMPATI SRINIVASARAO
Published: (2010) -
High frequency characterization of 100 micron pitch wafer level package interconnects
by: Jayabalan, J., et al.
Published: (2014) -
A MEMS-based compliant interconnect for ultra-fine-pitch wafer level packaging
by: Liao, E.B., et al.
Published: (2014)