De-layering of copper and low-k dielectrics for semiconductor devices failure analysis
This project aims to quantify the rate of copper de-layered during Chemical Mechanical Polishing for semiconductor devices. This is to improve the effectiveness of de-layering copper during failure analysis since copper is prone to smearing, erosion and dishing. The report is generally divided into...
Saved in:
Main Author: | Ng, Mei Zhen. |
---|---|
Other Authors: | Gan Chee Lip |
Format: | Final Year Project |
Language: | English |
Published: |
2010
|
Subjects: | |
Online Access: | http://hdl.handle.net/10356/38706 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
Dielectric failure mechanisms in advanced Cu/low-k interconnect architecture
by: Tan, Tam Lyn
Published: (2008) -
Barrier layers for copper metallization
by: Boo, Liping.
Published: (2009) -
Characterization and structural modification of polysilsesquioxanes for low dielectric constant (k) applications in deep sub-micron devices
by: Siew, Yong Kong.
Published: (2008) -
Copper-based ternary and quaternary semiconductor nanoplates : templated synthesis, characterization, and photoelectrochemical properties
by: Li, Hai, et al.
Published: (2014) -
Layer-by-layer assembly of graphene and polyaniline for electrochromic devices
by: Mok, Kai Jie.
Published: (2011)