Advanced planarization techniques for deep sub-micron applications
In this work, the evolution of step height, film thickness and unformity, on both the STI test structures and SDRAM structure throughout the CMP process were characterized in detailed. Comparision made among the newly proposed scheme and the conventional processes such as Direct Polish (DP) Scheme a...
Saved in:
Main Author: | Lim, Victor Seng Keong. |
---|---|
Other Authors: | Goh, Wang Ling |
Format: | Theses and Dissertations |
Published: |
2008
|
Subjects: | |
Online Access: | http://hdl.handle.net/10356/4685 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Similar Items
-
Computer-aided spice program for deep sub-micron devices
by: Yeo, Boon Hwang.
Published: (2008) -
Wafer-level isothermal electromigration study on deep sub-micron interconnect metallization
by: Lim, Yeow Kheng.
Published: (2008) -
Application of phase shift masking to sub-micron contact level lithography
by: Choo, Lay Cheng.
Published: (2008) -
Application of phase shift masking to sub-0.13 micron lithography
by: Koo, Chee Kiong.
Published: (2008) -
Study of VIA-related failures in sub-micron technologies
by: Chia, Gary Yue Choy.
Published: (2008)