Modelling fatigue life of solder joints in wafer level packages
Master's
Saved in:
Main Author: | CHNG CHIA-K'AI, AUDREY |
---|---|
Other Authors: | MECHANICAL ENGINEERING |
Format: | Theses and Dissertations |
Language: | English |
Published: |
2010
|
Subjects: | |
Online Access: | http://scholarbank.nus.edu.sg/handle/10635/13618 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | National University of Singapore |
Language: | English |
Similar Items
-
Development of stretch solder interconnections for wafer level packaging
by: Rajoo, R., et al.
Published: (2014) -
Analysis of column interconnects for wafer level packages
by: SUN WEI
Published: (2010) -
Characterization of intermediate In/Ag layers of low temperature fluxless solder based wafer bonding for MEMS packaging
by: Lee, C., et al.
Published: (2014) -
Fatigue and bridging study of high-aspect-ratio multicopper-column flip-chip interconnects through solder joint shape modeling
by: Liao, E.B., et al.
Published: (2014) -
Fatigue crack propagation behavior of lead-free solder joints under high-strain-rate cyclic loading
by: Seah, S.K.W., et al.
Published: (2014)