Schottky barrier engineering for contact resistance reduction in nanoscale CMOS transistors
Ph.D
Saved in:
Main Author: | MANTAVYA SINHA |
---|---|
Other Authors: | ELECTRICAL & COMPUTER ENGINEERING |
Format: | Theses and Dissertations |
Language: | English |
Published: |
2010
|
Subjects: | |
Online Access: | http://scholarbank.nus.edu.sg/handle/10635/17331 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | National University of Singapore |
Language: | English |
Similar Items
-
Schottky Barrier Engineering for Contacts in Advanced CMOS Technology
by: PHYLLIS LIM SHI YA
Published: (2012) -
Nickel-silicide contact technology with dual near-band-edge barrier heights and integration in CMOS FinFETs with single mask
by: Sinha, M., et al.
Published: (2014) -
Schottky barrier height modulation of nickeldysprosium-alloy germanosilicide contacts for strained P-FinFETs
by: Sinha, M., et al.
Published: (2014) -
SOURCE AND DRAIN EXTERNAL RESISTANCE REDUCTION FOR ADVANCED TRANSISTORS
by: KOH SHAO MING
Published: (2012) -
Advanced source and drain contact engineering for multiple- gate transistors
by: LEE TEK PO RINUS
Published: (2010)