Next generation of 100-μm-pitch wafer-level packaging and assembly for systems-on-package

Next generation of 100-μm-pitch wafer-level packaging and assembly for systems-on-package

IEEE Transactions on Advanced Packaging

Saved in:

Bibliographic Details
Main Authors:	Tay, A.A.O., Iyer, M.K., Tummala, R.R., Kripesh, V., Wong, E.H., Swaminathan, M., Wong, C.P., Rotaru, M.D., Doraiswami, R., Ang, S.S., Kang, E.T.
Other Authors:	CHEMICAL & BIOMOLECULAR ENGINEERING
Format:	Article
Published:	2014
Online Access:	http://scholarbank.nus.edu.sg/handle/10635/60883
Tags:	Add Tag No Tags, Be the first to tag this record!
Institution:	National University of Singapore

Similar Items

Next generation of 100-μm-pitch wafer-level packaging and assembly for systems-on-package
by: Tay, A.A.O., et al.
Published: (2014)

Design and development of interconnects for ultra-fine pitch wafer level packages
by: Tay, A.A.O., et al.
Published: (2014)

High frequency characterization of 100 micron pitch wafer level package interconnects
by: Jayabalan, J., et al.
Published: (2014)

A novel test strategy for fine pitch wafer-level packaged devices
by: Jayabalan, J., et al.
Published: (2014)

Ultra fine-pitch wafer level packaging with reworkable composite nano-interconnects
by: Aggarwal, A.O., et al.
Published: (2014)

A MEMS-based compliant interconnect for ultra-fine-pitch wafer level packaging
by: Liao, E.B., et al.
Published: (2014)

Development of stretch solder interconnections for wafer level packaging
by: Rajoo, R., et al.
Published: (2014)

Super stretched solder interconnects for wafer level packaging
by: Rajoo, R., et al.
Published: (2014)

Bed of nails - 100-μm-pitch wafer-level interconnections process
by: Vempati, S.R., et al.
Published: (2014)

Sn-Ag-Cu lead-free composite solders for ultra-fine-pitch wafer-level packaging
by: Mohan Kumar, K., et al.
Published: (2014)

Bed of nails: Fine pitch wafer-level packaging interconnects for high performance nano devices
by: Rao, V.S., et al.
Published: (2014)

Test bench modeling and characterization for fine pitch wafer level packaged devices
by: Jayabalan, J., et al.
Published: (2014)

Challenges of thermomechanical design and modeling of ultra fine-pitch wafer level packages
by: Tay, A.A.O.
Published: (2014)

Circuit model of elastomer probe for fine pitch wafer level package test applications
by: Jayabalan, J., et al.
Published: (2014)

Fatigue life estimation of a Stretched-Solder-Column ultra-fine-pitch wafer level package using the macro-micro modelling approach
by: Chng, A.C., et al.
Published: (2014)

Planar microspring - A novel compliant chip-to-package interconnect for wafer-level packaging
by: Liao, E.B., et al.
Published: (2014)

Effect of wafer level packaging, silicon substrate and board material on gigabit board-silicon-board data transmission
by: Kim, W., et al.
Published: (2014)

Simulation and fabrication of an interposer for electrical testing of fine-pitch wafer-level packages
by: DENG CHUN
Published: (2011)

Bed of Nails - 100 microns pitch wafer level interconnections process
by: Rao, V.S., et al.
Published: (2014)

Design and characterization of interposers for high speed fine pitch wafer level packaged device testing
by: TAN PANG HOAW, JIMMY
Published: (2011)

Bed of nails(B0N) - 100 microns pitch wafer level off-chip interconnects for microelectronic packaging applications
by: VEMPATI SRINIVASARAO
Published: (2010)

Compliant Chip-to-Package Interconnects for Wafer Level Packaging
by: LIAO EBIN
Published: (2011)

Numerical analysis on compliance and electrical behavior of multi-copper-column flip-chip interconnects for wafer-level packaging
by: Liao, E.B., et al.
Published: (2014)

Application of PEEC modeling for the development of a novel multi-gigahertz test interface with fine pitch wafer level package
by: JAYASANKER JAYABALAN
Published: (2011)

A dielectrophoretic chip packaged at wafer level
by: Iliescu, C., et al.
Published: (2014)

A slim sector model for the analysis of fatigue life of fine pitch flip chip packages
by: Zhao, B., et al.
Published: (2014)

New paradigm in IC-package interconnections by reworkable nano-interconnects
by: Aggarwal, A.O., et al.
Published: (2014)

Fine pitch packaging study of CU or low-k devices
by: Ong, Xuefen.
Published: (2009)

A hybrid equivalent-layer model for analysis of solder joint reliability of ultra-fine pitch packages
by: Zhao, B., et al.
Published: (2014)

Analysis of column interconnects for wafer level packages
by: SUN WEI
Published: (2010)

Development of wafer level packaged scanning micromirrors
by: Yu, A., et al.
Published: (2014)

A numerical study of fatigue life of copper column interconnections in wafer level packages
by: Sun, W., et al.
Published: (2014)

A thick photoresist process for advanced wafer level packaging applications using JSR THB-151N negative tone UV photoresist
by: Rao, V.S., et al.
Published: (2014)

Wafer level packaging of pressure sensor using SU8 photoresist
by: Iliescu, C., et al.
Published: (2014)

Evaluation of fan-out wafer level package strength
by: Xu, Cheng, et al.
Published: (2021)

Advanced flip chip and wafer level packages for 2.5D and 3D IC package technology
by: Xu, Cheng
Published: (2018)

Modelling fatigue life of solder joints in wafer level packages
by: CHNG CHIA-K'AI, AUDREY
Published: (2010)

Simulation of board level drop test for wafer level packages
by: GU JIE
Published: (2010)

A systematic on-wafer characterization technique for surface-mounted microwave and RF packages
by: Ooi, B.L., et al.
Published: (2014)

A modified button-shear method for measuring fracture toughness of polymer-metal interfaces in IC packages
by: Tay, A.A.O., et al.
Published: (2014)