Enhancing CMOS transistor performance using lattice-mismatched materials in source/drain regions
Third International SiGe Technology and Device Meeting, ISTDM 2006 - Conference Digest
Saved in:
Main Author: | Yeo, Y.-C. |
---|---|
Other Authors: | ELECTRICAL & COMPUTER ENGINEERING |
Format: | Conference or Workshop Item |
Published: |
2014
|
Online Access: | http://scholarbank.nus.edu.sg/handle/10635/70189 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | National University of Singapore |
Similar Items
-
Strain-transfer structure beneath the transistor channel for increasing the strain effects of lattice-mismatched source and drain stressors
by: Yeo, Y.-C., et al.
Published: (2014) -
Carbon- and tin- Incorporated source/drain stressors for CMOS transistors
by: Yeo, Y.-C.
Published: (2014) -
Hot carrier reliability of strained N-MOSFET with lattice mismatched source/drain stressors
by: Ang, K.-W., et al.
Published: (2014) -
Source/drain-extension-last process for incorporating in situ doped lattice-mismatched extension stressor for enhanced performance in SOI N-FET
by: Wong, H.-S., et al.
Published: (2014) -
Enhanced performance in strained n-FET with double-recessed Si:C source/drain and lattice-mismatched SiGe strain-transfer structure (STS)
by: Ang, K.-W., et al.
Published: (2014)