A numerical study of fatigue life of copper column interconnections in wafer level packages
Proceedings of 6th Electronics Packaging Technology Conference, EPTC 2004
Saved in:
Main Authors: | Sun, W., Tay, A.A.O., Vedantam, S. |
---|---|
Other Authors: | MECHANICAL ENGINEERING |
Format: | Conference or Workshop Item |
Published: |
2014
|
Online Access: | http://scholarbank.nus.edu.sg/handle/10635/73080 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | National University of Singapore |
Similar Items
-
Simulation-based design optimization of solder joint reliability of wafer level copper column interconnects
by: Wei, S., et al.
Published: (2014) -
Numerical analysis on compliance and electrical behavior of multi-copper-column flip-chip interconnects for wafer-level packaging
by: Liao, E.B., et al.
Published: (2014) -
Optimization of reliability of wafer level copper column interconnections using a variable compliance interconnect design
by: Tay, A.A.O., et al.
Published: (2014) -
Analysis of column interconnects for wafer level packages
by: SUN WEI
Published: (2010) -
Fabrication and parametric study of wafer-level multiple-copper-column interconnect
by: Liao, E.B., et al.
Published: (2014)