Improved current drivability and gate stack integrity using buried SiC layer for strained Si/SiGe channel devices
10.1149/1.2727393
Saved in:
Main Authors: | Zang, H., Loh, W.Y., Oh, H.J., Choi, K.J., Nguyen, H.S., Lo, G.Q., Cho, B.J. |
---|---|
Other Authors: | ELECTRICAL & COMPUTER ENGINEERING |
Format: | Conference or Workshop Item |
Published: |
2014
|
Online Access: | http://scholarbank.nus.edu.sg/handle/10635/83827 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | National University of Singapore |
Similar Items
-
Strained Si/SiGe channel with buried Si0.99C0.01 for improved drivability, gate stack integrity and noise performance
by: Loh, W.-Y., et al.
Published: (2014) -
Strained Multiple - Gate Transistors With Si/SiC and Si/SiGe Heterojunctions
by: LIOW TSUNG-YANG
Published: (2011) -
Gate dielectrics on strained-Si/SiGe heterolayers
by: Maiti, C.K., et al.
Published: (2014) -
High-k gate stack formation on strained SiGe substrate for MOSFET applications
by: Zhu, C., et al.
Published: (2014) -
Omega-gate p-MOSFET with nanowirelike SiGe/Si core/shell channel
by: Jiang, Y., et al.
Published: (2014)