Analysis of high-dielectric constant gate stack reliability for nanoscale CMOS devices application via scanning tunneling microscopy
The novelty of this study lies in the application of the scanning tunneling microscopy (STM), to study the electronic properties of the high-k gate stack at nanometre scale. The samples are the HfO2/SiOx and the Sc2O3/La2O3/SiOx gate stacks. Based on tunneling and energy band theory, the polycrysta...
Saved in:
Main Author: | Ong, Yi Ching |
---|---|
Other Authors: | Sean Joseph O'Shea |
Format: | Theses and Dissertations |
Language: | English |
Published: |
2009
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/19017 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
Nanoscale characterization of advanced high-κ gate dielectric stacks via scanning tunneling microscopy
by: Yew, Kwang Sing
Published: (2014) -
Electrical properties of neodymium oxide/titanium dioxide and neodymium oxide/gadolinium silicate dielectric gate stack on silicon substrate
by: Lee, Vivian Sing Zhi.
Published: (2012) -
Solder joints morphology study on stacked die
by: Lee, Yi Xuan.
Published: (2011) -
Development of high dielectric constant SrTiO3 thin films
by: Loo, Martin Chih Chien.
Published: (2008) -
3D current path in stacked devices : metrics and challenges
by: Kor, H. B., et al.
Published: (2011)