Novel III-V mosfet integrated with high-k dielectric and metal gate for future CMOS technology
Master's
Saved in:
Main Author: | LIN JIANQIANG |
---|---|
Other Authors: | ELECTRICAL & COMPUTER ENGINEERING |
Format: | Theses and Dissertations |
Language: | English |
Published: |
2010
|
Subjects: | |
Online Access: | https://scholarbank.nus.edu.sg/handle/10635/16571 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | National University of Singapore |
Language: | English |
Similar Items
-
Inversion-mode self-aligned In0.53Ga0.47 As N-channel metal-oxide-semiconductor field-effect transistor with HfAlO gate dielectric and TaN metal gate
by: Lin, J.Q., et al.
Published: (2014) -
Lattice-mismatched In0.4Ga0.6As Source/Drain stressors with In Situ doping for strained In0.53 Ga0.47 as channel n-MOSFETs
by: Chin, H.-C., et al.
Published: (2014) -
Contact and source/drain engineering for advanced III-V field-effect transistors
by: KONG YU JIN EUGENE
Published: (2014) -
Sub-400 °C Si2H6 passivation, HfO2 gate dielectric, and single TaN metal gate: A common gate stack technology for In0.7Ga0.3As and Ge1-xSnx CMOS
by: Gong, X., et al.
Published: (2014) -
Silane and ammonia surface passivation technology for high-mobility In 0.53Ga0.47As MOSFETs
by: Chin, H.-C., et al.
Published: (2014)