Fabrication of poly-Si TFT with silicided Schottky barrier source/drain, high-κ gate dielectric and metal gate
10.1016/j.sse.2005.11.001
Saved in:
Main Authors: | Zhu, S., Singh, J., Zhu, C., Du, A., Li, M.F. |
---|---|
Other Authors: | ELECTRICAL & COMPUTER ENGINEERING |
Format: | Article |
Published: |
2014
|
Subjects: | |
Online Access: | http://scholarbank.nus.edu.sg/handle/10635/82338 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | National University of Singapore |
Similar Items
-
Drivability improvement in Schottky barrier source/drain MOSFETs with strained-Si channel by Schottky barrier height reduction
by: Zhu, S., et al.
Published: (2014) -
Interface barrier abruptness and work function requirements for scaling Schottky source-drain MOS transistors
by: Agrawal, N., et al.
Published: (2014) -
Advanced source and drain contact engineering for multiple- gate transistors
by: LEE TEK PO RINUS
Published: (2010) -
N-channel FinFETs with 25-nm gate length and Schottky-Barrier source and drain featuring Ytterbium silicide
by: Lee, R.T.P., et al.
Published: (2014) -
Schottky source/drain transistor integrated with high-k and metal gate for sub-tenth nm technology
by: LI RUI
Published: (2010)