Direct trim etching process of Si/SiO2 gate stacks using 193 nm ArF patterns
10.1116/1.1690258
Saved in:
Main Authors: | Tan, K.M., Yoo, W.J., Ma, H.H.H., Li, F., Chan, L. |
---|---|
Other Authors: | ELECTRICAL & COMPUTER ENGINEERING |
Format: | Conference or Workshop Item |
Published: |
2014
|
Online Access: | http://scholarbank.nus.edu.sg/handle/10635/83634 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | National University of Singapore |
Similar Items
-
Integrated process of photoresist trimming and dielectric hard mask etching for sub-50 nm gate patterning
by: Bliznetsov, V., et al.
Published: (2014) -
Effects of SiO2/Si3N4 hard masks on etching properties of metal gates
by: Hwang, W.S., et al.
Published: (2014) -
Effects of poly-Si annealing on gate oxide charging damage in Poly-Si gate etching process
by: Chong, D., et al.
Published: (2014) -
A comparative study of HfTaON/SiO2 and HfON/SiO2 gate stacks with TaN metal gate for advanced CMOS applications
by: Yu, X., et al.
Published: (2014) -
THE INTERPLAY BETWEEN ARF AND TRIM28 IN TUMOR SUPPRESSION
by: NEO SHU HUI
Published: (2014)