Enhanced performance in strained n-FET with double-recessed Si:C source/drain and lattice-mismatched SiGe strain-transfer structure (STS)
10.1109/ISDRS.2007.4422277
Saved in:
Main Authors: | Ang, K.-W., Wong, H.-S., Balasubramanian, N., Samudra, G., Yeo, Y.-C. |
---|---|
Other Authors: | ELECTRICAL & COMPUTER ENGINEERING |
Format: | Conference or Workshop Item |
Published: |
2014
|
Online Access: | http://scholarbank.nus.edu.sg/handle/10635/83701 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | National University of Singapore |
Similar Items
-
Strained Multiple - Gate Transistors With Si/SiC and Si/SiGe Heterojunctions
by: LIOW TSUNG-YANG
Published: (2011) -
Strain relaxation in SiGe/Si heteroepitaxy
by: Wong, Lydia Helena
Published: (2010) -
Strained Si n-FET featuring compliant SiGe Stress Transfer Layer (STL) and Si0.98C0.02 source/drain stressors for performance enhancement
by: Wang, G.H., et al.
Published: (2014) -
Gate dielectrics on strained-Si/SiGe heterolayers
by: Maiti, C.K., et al.
Published: (2014) -
Nanoscale strained-Si/SiGe and double-gate MOSFET modeling
by: Karthik Chandrasekaran
Published: (2010)