Highly Scaled Strained Silicon-On-Insulator Technology for the 5G Era: Impact of Geometry and Annealing on Strain Retention and Device Performance of nMOSFETs
10.1109/TED.2019.2904313
Saved in:
Main Author: | THEAN VOON YEW, AARON |
---|---|
Other Authors: | ELECTRICAL AND COMPUTER ENGINEERING |
Format: | Article |
Published: |
Institute of Electrical and Electronics Engineers Inc.
2020
|
Online Access: | https://scholarbank.nus.edu.sg/handle/10635/184240 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | National University of Singapore |
Similar Items
-
Near-IR photon emission spectroscopy on strained and unstrained 60 nm silicon nMOSFETs
by: Tan, S.L., et al.
Published: (2014) -
Strained silicon-germanium-on-insulator n-MOSFET with embedded silicon source-and-drain stressors
by: Wang, G.H., et al.
Published: (2014) -
Monte Carlo simulations of strained Si/SiGe-OI nMOSFETs
by: A. Yangthaisong, et al.
Published: (2018) -
Carrier backscattering characteristics of strained silicon-on-insulator n-MOSFETs featuring silicon-carbon source/drain regions
by: Ang, K.-W., et al.
Published: (2014) -
Performance enhancement in uniaxial strained silicon-on-insulator N-MOSFETs featuring silicon-carbon source/drain regions
by: Ang, K.-W., et al.
Published: (2014)