Silicon nano-wire impact ionization transistors with multiple-gates for enhanced gate control and performance

Silicon nano-wire impact ionization transistors with multiple-gates for enhanced gate control and performance

10.1109/ISDRS.2007.4422253

Saved in:

Bibliographic Details
Main Authors:	Toh, E.-H., Wang, G.H., Shen, C., Zhu, M., Chan, L., Heng, C.-H., Samudra, G., Yeo, Y.-C.
Other Authors:	ELECTRICAL & COMPUTER ENGINEERING
Format:	Conference or Workshop Item
Published:	2014
Online Access:	http://scholarbank.nus.edu.sg/handle/10635/71771
Tags:	Add Tag No Tags, Be the first to tag this record!
Institution:	National University of Singapore

Similar Items

Impact ionization nanowire transistor with multiple-gates, silicon-germanium impact ionization region, and sub-5 mV/decade subtheshold swing
by: Toh, E.-H., et al.
Published: (2014)

Device physics and design of double-gate tunneling field-effect transistor by silicon film thickness optimization
by: Toh, E.-H., et al.
Published: (2014)

Planar and multiple-gate transistors with silicon-carbon source/drain
by: Yeo, Y.-C.
Published: (2014)

Device design and scalability of a double-gate tunneling field-effect transistor with silicon - germanium source
by: Toh, E.-H., et al.
Published: (2014)

P-channel I-MOS transistor featuring silicon nano-wire with multiple-gates, strained Si1-yCy I-region, in situ doped Si 1-yCy source, and sub-5 mV/decade subthreshold swing
by: Toh, E.-H., et al.
Published: (2014)

Device physics and guiding principles for the design of double-gate tunneling field effect transistor with silicon-germanium source heterojunction
by: Toh, E.-H., et al.
Published: (2014)

I-MOS transistor with an elevated silicon-germanium impact-ionization region for bandgap engineering
by: Toh, E.-H., et al.
Published: (2014)

Reduction of impact-ionization threshold energies for performance enhancement of complementary impact-ionization metal-oxide-semiconductor transistors
by: Toh, E.-H., et al.
Published: (2014)

Gate-all-around quantum-wire field-effect transistor with dopant segregation at metal-semiconductor-metal heterostucture
by: Wong, H.-S., et al.
Published: (2014)

On the performance limit of impact-ionization transistors
by: Shen, C., et al.
Published: (2014)

Sub-femto-farad capacitance-voltage characteristics of single channel gate-all-around nano wire transistors for electrical characterization of carrier transport
by: Zhao, H., et al.
Published: (2014)

Cointegration of in situ doped silicon-carbon source and silicon-carbon I-region in P-channel silicon nanowire impact-ionization transistor
by: Toh, E.-H., et al.
Published: (2014)

Fabrication of gate stack with high gate work function for implantless enhancement-mode GaAs n -channel metal-oxide-semiconductor field effect transistor applications
by: Zhu, M., et al.
Published: (2014)

A strained N-channel impact-ionization MOS (I-MOS) transistor with elevated silicon-carbon source/drain for performance enhancement
by: Toh, E.-H., et al.
Published: (2014)

Simulation and design of a germanium L-shaped impact-ionization MOS transistor
by: Toh, E.-H., et al.
Published: (2014)

Simulation of multiple gate FinFET device gate capacitance and performance with gate length and pitch scaling
by: Zhao, H., et al.
Published: (2014)

Performance enhancement of n-channel impact-ionization metal-oxide- semiconductor transistor by strain engineering
by: Toh, E.-H., et al.
Published: (2014)

Strain and materials engineering for the I-MOS transistor with an elevated impact-ionization region
by: Toh, E.-H., et al.
Published: (2014)

Computational study of double-gate graphene nano-ribbon transistors
by: Liang, G., et al.
Published: (2014)

Novel nickel-alloy suicides for source/drain contact resistance reduction in N-channel multiple-gate transistors with sub-35nm gate length
by: Lee, R.T.P., et al.
Published: (2014)

Germanium multiple-gate field-effect transistors formed on germanium-on-insulator substrate
by: Liu, B., et al.
Published: (2014)

Graphene field-effect transistors with ferroelectric gating
by: Zheng, Y., et al.
Published: (2014)

On the impact ionization in double-gate MOSFET using full band monte carlo method
by: Bai, P., et al.
Published: (2014)

Device physics and performance optimization of impact-ionization metal-oxide-semiconductor transistors formed using a double-spacer fabrication process
by: Toh, E.-H., et al.
Published: (2014)

A novel CMOS compatible L-shaped impact-ionization MOS (LI-MOS) transistor
by: Toh, E.-H., et al.
Published: (2014)

Advanced source and drain contact engineering for multiple- gate transistors
by: LEE TEK PO RINUS
Published: (2010)

Junctionless II-gate transistor with indium gallium arsenide channel
by: Guo, H.X., et al.
Published: (2014)

Strained silicon-germanium-on-insulator n-channel transistor with silicon source and drain regions for performance enhancement
by: Wang, G.H., et al.
Published: (2014)

Improved carrier injection in gate-all-around Schottky barrier silicon nanowire field-effect transistors
by: Peng, J.W., et al.
Published: (2014)

Scaling Parameter Dependent Drain Induced Barrier Lowering Effect in Double-Gate Silicon-on-Insulator Metal-Oxide-Semiconductor Field Effect Transistor
by: Samudra, G., et al.
Published: (2014)

Scaling Parameter Dependent Drain Induced Barrier Lowering Effect in Double-Gate Silicon-on-Insulator Metal-Oxide-Semiconductor Field Effect Transistor
by: Samudra, G., et al.
Published: (2014)

Novel extended-Pi shaped silicon - germanium source/drain stressors for strain and performance enhancement in p-channel tri-gate fin-type field-effect transistor
by: Tan, K.-M., et al.
Published: (2014)

Planar Double-Gate Transistor
by: Amara Amara, Olivier Rozeau
Published: (2017)

Germanium multiple-gate field-effect transistor with in situ boron-doped raised source/drain
by: Liu, B., et al.
Published: (2014)

Dual-gate all-electrical valleytronic transistors
by: Lai, Shen, et al.
Published: (2023)

CMOS devices - Silicon-on-insulator and multi-gate devices
by: Yeo, Y.-C.
Published: (2014)

Gate-first germanium nMOSFET with CVD HfO2 gate dielectric and silicon surface passivation
by: Wu, N., et al.
Published: (2014)

Transistor/gate level reliability modeling
by: Liu, Xu
Published: (2019)

Effective suppression of Fermi level pinning in polycrystalline-silicon/ high- k gate stack by using polycrystalline-silicon-germanium gate electrode
by: Yu, X., et al.
Published: (2014)

Ultra high-stress liner comprising diamond-like carbon for performance enhancement of p-channel multiple-gate transistors
by: Tan, K.-M., et al.
Published: (2014)